[Date Prev][Date Next][Thread Prev][Thread Next][Date Index][Thread Index]
[PATCH v10 5/7] target/riscv: Add Smrnmi cpu extension
|
From: |
frank . chang |
|
Subject: |
[PATCH v10 5/7] target/riscv: Add Smrnmi cpu extension |
|
Date: |
Tue, 17 Dec 2024 14:24:38 +0800 |
From: Tommy Wu <tommy.wu@sifive.com>
This adds the properties for ISA extension Smrnmi.
Signed-off-by: Frank Chang <frank.chang@sifive.com>
Signed-off-by: Tommy Wu <tommy.wu@sifive.com>
---
target/riscv/cpu.c | 2 ++
1 file changed, 2 insertions(+)
diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
index e6988f44c6..7a4aa235ce 100644
--- a/target/riscv/cpu.c
+++ b/target/riscv/cpu.c
@@ -193,6 +193,7 @@ const RISCVIsaExtData isa_edata_arr[] = {
ISA_EXT_DATA_ENTRY(smaia, PRIV_VERSION_1_12_0, ext_smaia),
ISA_EXT_DATA_ENTRY(smcntrpmf, PRIV_VERSION_1_12_0, ext_smcntrpmf),
ISA_EXT_DATA_ENTRY(smepmp, PRIV_VERSION_1_12_0, ext_smepmp),
+ ISA_EXT_DATA_ENTRY(smrnmi, PRIV_VERSION_1_12_0, ext_smrnmi),
ISA_EXT_DATA_ENTRY(smstateen, PRIV_VERSION_1_12_0, ext_smstateen),
ISA_EXT_DATA_ENTRY(ssaia, PRIV_VERSION_1_12_0, ext_ssaia),
ISA_EXT_DATA_ENTRY(ssccptr, PRIV_VERSION_1_11_0, has_priv_1_11),
@@ -1621,6 +1622,7 @@ const RISCVCPUMultiExtConfig riscv_cpu_extensions[] = {
MULTI_EXT_CFG_BOOL("smaia", ext_smaia, false),
MULTI_EXT_CFG_BOOL("smepmp", ext_smepmp, false),
+ MULTI_EXT_CFG_BOOL("smrnmi", ext_smrnmi, false),
MULTI_EXT_CFG_BOOL("smstateen", ext_smstateen, false),
MULTI_EXT_CFG_BOOL("ssaia", ext_ssaia, false),
MULTI_EXT_CFG_BOOL("svade", ext_svade, false),
--
2.34.1
- [PATCH v10 0/7] Add Smrnmi support, frank . chang, 2024/12/17
- [PATCH v10 1/7] target/riscv: Add 'ext_smrnmi' in the RISCVCPUConfig, frank . chang, 2024/12/17
- [PATCH v10 3/7] target/riscv: Handle Smrnmi interrupt and exception, frank . chang, 2024/12/17
- [PATCH v10 2/7] target/riscv: Add Smrnmi CSRs, frank . chang, 2024/12/17
- [PATCH v10 4/7] target/riscv: Add Smrnmi mnret instruction, frank . chang, 2024/12/17
- [PATCH v10 5/7] target/riscv: Add Smrnmi cpu extension,
frank . chang <=
- [PATCH v10 6/7] target/riscv: Add Zicfilp support for Smrnmi, frank . chang, 2024/12/17
- [PATCH v10 7/7] target/riscv: Disable Smrnmi for the 'max' type CPU, frank . chang, 2024/12/17